Digital Signal ProcessingTALLA, Deepu.International journal of embedded systems (Print). 2009, Vol 4, Num 1, issn 1741-1068, 99 p.Serial Issue

Advanced signal processing algorithms, architectures, and implementations XIII (San Diego CA, 6-8 August 2003)Luk, Franklin T.SPIE proceedings series. 2003, isbn 0-8194-5078-2, X, 620 p, isbn 0-8194-5078-2Conference Proceedings

International Symposium on Communication Systems, Networks and DSPGHASSEMLOOY, Z; LOGOTHETIS, M. D.IET circuits, devices & systems (Print). 2008, Vol 2, Num 1, pp 39-118, issn 1751-858X, 79 p.Conference Paper

Implementation of Serpent encryption algorithm on 24-bit DSP processorIVANCIC, Dorian; RUNJE, Davor; KOVAC, Mario et al.International symposium on image and signal processing and analysis. 2001, pp 411-416, isbn 953-96769-4-0Conference Paper

Optimization of DSP virtual machine (DSPVM<^TM>) in embedded DSPSUN, Jiangbo; CHEN, Houjin.International Conference on Signal Processing. 2004, pp 136-139, isbn 0-7803-8406-7, 4 p.Conference Paper

A fast and accurate validation technique for operating system in multi-processor system-on-chip designBACIVAROV, Iuliana; JERRAYA, Ahmed A; YOO, Sungjoo et al.SPIE proceedings series. 2003, pp 342-348, isbn 0-8194-5100-2, 7 p.Conference Paper

SPOT: Development tool for software pipeline optimization for VLIW-DSPs used in real-time image processingFÜRTLER, Johannes; MAYER, Konrad J; KRATTENTHALER, Werner et al.Real-time imaging (Print). 2003, Vol 9, Num 6, pp 387-399, issn 1077-2014, 13 p.Article

The Investigator® : A studio-based DSP learning paradigmFRANKEL, Ryan; NEZIS, Nicholas; TAYLOR, Fred et al.ICASSP. 2004, isbn 0-7803-8484-9, vol V, 1013-1016Conference Paper

CSNDSP 2000CLARKE, Roger J.IEE proceedings. Circuits, devices and systems. 2002, Vol 149, Num 3, issn 1350-2409, 57 p.Conference Proceedings

Implementation of a multi-channel G.723.1 annex A using a DSPCHOI, Yong-Soo; AHN, Chang-Kyu; KANG, Tae-Ik et al.Interantional conference on consumer electronics. 2002, pp 320-321, isbn 0-7803-7300-6, 2 p.Conference Paper

DSP with FPGAs: A Xilinx/Simulink-based Course and LaboratoryMEYER-BAESE, Uwe; VERA, A; MEYER-BAESE, A et al.Proceedings of SPIE, the International Society for Optical Engineering. 2008, Vol 6979, pp 697907.1-697907.12, issn 0277-786X, isbn 978-0-8194-7170-3 0-8194-7170-4Conference Paper

Design methods for DSP systemsRUPP, Markus; WESS, Bernhard; BHATTACHARYYA, Shuvra S et al.EURASIP journal on applied signal processing. 2006, Vol 2006, Num 14, issn 1110-8657, 174 p.Serial Issue

Special issue on the EEEE 2004 ISSCC: Digital, technology directions, memory, and signal processingKONSTADINIDIS, Georgios K; CHANDRAKASAN, Anantha; NATARAJAN, Sreedhar et al.IEEE journal of solid-state circuits. 2005, Vol 40, Num 1, issn 0018-9200, 350 p.Conference Proceedings

Memory Rich Applications for 3D IntegrationFRANZON, Paul D; LIPA, Steven; OH, Julie et al.Proceedings of SPIE, the International Society for Optical Engineering. 2008, Vol 7268, issn 0277-786X, isbn 9780819475206, 726809.1-726809.5Conference Paper

Embedded processors for multimedia and communications (San Jose CA, 19-20 January 2004)Sudharsanan, Subramania I; Bove, Michael; Panchanathan, Sethuraman et al.SPIE proceedings series. 2004, isbn 0-8194-5212-2, V, 154 p, isbn 0-8194-5212-2Conference Proceedings

A study of signal-processing about wind&temperature profiler radars in the troposphereYANG, Jianxi; AN, Jianping; BU, Xiangyuan et al.International Conference on Signal Processing. 2004, pp 2143-2146, isbn 0-7803-8406-7, 4 p.Conference Paper

Radar breadboard for DSP scatterometerSTOSIC, Dorothy K; LUX, James P.IEEE radar conference. 2002, pp 168-175, isbn 0-7803-7357-X, 8 p.Conference Paper

Project of universal DSP platform - cluster of floating point DSP processorsDYMANOWSKI, Lukasz; LEWANDOWSKI, Kamil; LINCZUK, Maciej et al.Proceedings of SPIE, the International Society for Optical Engineering. 2009, Vol 7502, issn 0277-786X, isbn 978-0-8194-7813-9 0-8194-7813-X, 1Vol, 75021N.1-75021N.8Conference Paper

ARCHITECTURE AND PERFORMANCEBODDIE JR; DARYANANI GT; ELDUMIATI II et al.1981; BELL SYST. TECH. J.; ISSN 0005-8580; USA; DA. 1981; VOL. 60; NO 7; PART. 2; PP. 1449-1462Article

Cell Broadband Engine architecture as a DSP platformSZUMSKI, Karol; MALANOWSKI, Mateusz.Proceedings of SPIE, the International Society for Optical Engineering. 2009, Vol 7502, issn 0277-786X, isbn 978-0-8194-7813-9 0-8194-7813-X, 1Vol, 75022O.1-75022O.6Conference Paper

Low power multi-segment sequential one hot addressing architectureTAN, K.-C. B; ARSLAN, T.IEE proceedings. Circuits, devices and systems. 2006, Vol 153, Num 2, pp 159-166, issn 1350-2409, 8 p.Article

A novel processor architecture for network applicationsRAMAZANI, A; DIOU, C; MONTEIRO, F et al.International conference on signals and electronic systems. 2005, pp 421-424, isbn 83-906074-7-6, 1Vol, 4 p.Conference Paper

Advanced signal processing algorithms, architectures, and implementations XIV (Denver CO, 4-6 August 2004)Luk, Franklin T.SPIE proceedings series. 2004, isbn 0-8194-5497-4, VIII, 464 p, isbn 0-8194-5497-4Conference Proceedings

ELMMA : A new low power high-speed adder for RNSPATEL, R. A; BENAISSA, M; POWELL, N et al.IEEE workshop on signal processing systems design and implementation. 2004, pp 95-100, isbn 0-7803-8504-7, 1Vol, 6 p.Conference Paper

A full-rate software implementation of an IEEE 802.11A compliant digital baseband transmitterMEEUWSEN, Michael J; SATTARI, Omar; BAAS, Bevan M et al.IEEE workshop on signal processing systems design and implementation. 2004, pp 124-129, isbn 0-7803-8504-7, 1Vol, 6 p.Conference Paper